What does “data bus control” mean?

What does it mean for the DMA controller to be granted the data bus control, does that mean the CPU cannot use the bus to access memory and IO devices until the DMA controller re-grants the data bus control to the CPU?