Clock Division in FPGA - Good & Bad Practices

From blinking a simple LED to the protocols like UART, and SPI, digital systems require clocks of multiple speeds for implementing different logic. The FPGAs have limited external clock inputs from the clock generators. Let's assume we have a single ...