ISR Deep Dive – NVIC Enable, Disable & Priority Management

In the previous blog, we explored the MCU peripheral side of interrupt handling - from how GPIO pins trigger interrupts, to the role of the ISR in responding to those events. We saw how the interrupt signal is generated at the peripheral level and se...