Chandrakiran G

@Chandrakiran

On a Journey to Master VLSI Design, FPGA, and Digital Circuits | ECE Student Driven by a Passion for Innovation in Technology 🚀💻🔧📡

Chennai,IndiaJoined February 2024

About

✨ A Little About Myself ✨ Hi! I’m Chandrakiran G, a final-year ECE student at St. Joseph’s Institute of Technology, passionate about VLSI design and semiconductor technology. Driven by curiosity and ambition, I’ve been exploring chip design, RTL engineering, and FPGA prototyping, documenting my journey through blogs to simplify complex concepts for learners. I believe that with dedication and the right resources, anyone can excel in any domain. This blog is not just about my growth—it’s about building a community of learners who want to grow together in the world of VLSI and electronics. 🚀

Available for

I’m passionate about VLSI Design (CMOS, RTL, Layouts, Optimization), FPGA Development (Xilinx ISE & Vivado), HDL Programming (Verilog/SystemVerilog), and EDA tools (Simulation, Synthesis, STA). I also share learning resources, tutorials, and tech insights to support fellow learners and engineers.

Chandrakiran G's blogs

The-VLSI-Learning-Journeychip.hashnode.dev25 posts

About

✨ A Little About Myself ✨ Hi! I’m Chandrakiran G, a final-year ECE student at St. Joseph’s Institute of Technology, passionate about VLSI design and semiconductor technology. Driven by curiosity and ambition, I’ve been exploring chip design, RTL engineering, and FPGA prototyping, documenting my journey through blogs to simplify complex concepts for learners. I believe that with dedication and the right resources, anyone can excel in any domain. This blog is not just about my growth—it’s about building a community of learners who want to grow together in the world of VLSI and electronics. 🚀

Available for

I’m passionate about VLSI Design (CMOS, RTL, Layouts, Optimization), FPGA Development (Xilinx ISE & Vivado), HDL Programming (Verilog/SystemVerilog), and EDA tools (Simulation, Synthesis, STA). I also share learning resources, tutorials, and tech insights to support fellow learners and engineers.

Chandrakiran G's blogs

The-VLSI-Learning-Journeychip.hashnode.dev25 posts

Recently published

chip.hashnode.dev

Deep Learning vs Physics-Informed Neural Networks (PINNs): Revolutionizing VLSI Design

The field of Very Large Scale Integration (VLSI) is rapidly evolving with the incorporation of advanced machine learning methods. Among these, Deep Learning (DL) and Physics-Informed Neural Networks (PINNs) have emerged as powerful tools that are tra...

Sep 22, 20252 min read

chip.hashnode.dev

Day 23: Timing Analysis and Closure in VLSI Design

Welcome to Day 23! Today, we explore Timing Analysis and Closure, a pivotal step in the VLSI design flow. Timing analysis ensures that the design meets performance requirements, while timing closure fine-tunes the design to resolve timing violations....

Jan 1, 20253 min read

chip.hashnode.dev

Day 22: Routing in VLSI Design

Welcome to Day 22! Today’s topic is Routing in VLSI Design, an essential step in the physical design flow. Routing establishes electrical connections between components on a chip while meeting performance, power, and area constraints. What is Routin...

Dec 26, 20243 min read

chip.hashnode.dev

Day 21: Clock Tree Synthesis (CTS) in VLSI Design

Welcome to Day 21! Today’s focus is on Clock Tree Synthesis (CTS), a critical step in the VLSI design flow that ensures efficient clock signal distribution across a chip. Proper clock distribution is vital for synchronous operation and avoiding timin...

Dec 23, 20243 min read

chip.hashnode.dev

Day 20: Floorplanning and Placement in VLSI Design

Welcome to Day 20! Today, I explored Floorplanning and Placement, key stages in the physical design process of VLSI. These steps are fundamental to achieving an efficient and optimized chip layout, balancing performance, area, and power requirements....

Dec 22, 20243 min read

Search Hashnode

Chandrakiran G

About

Available for

Chandrakiran G's blogs

Recently published

Deep Learning vs Physics-Informed Neural Networks (PINNs): Revolutionizing VLSI Design

Day 23: Timing Analysis and Closure in VLSI Design

Day 22: Routing in VLSI Design

Day 21: Clock Tree Synthesis (CTS) in VLSI Design

Day 20: Floorplanning and Placement in VLSI Design