My FeedDiscussionsHeadless
Sign in
Log inSign up
Shrihari's photo

Member Since Jul, 2023

Writes at



Read the blog

About Me

I am primarily an RTL Design Engineer who can cross boundaries from Micro-architecture to defining novel hardware architectures as well as performing formal verification.

My interests span developing Machine Learning/Cryptographic/Special Function Accelerators, SoC Design, custom FPGA Fabrics, etc., I actively contribute to open-source projects in building the ecosystem around TL-Verilog and developing the associated Design and Verification Flow Methodologies.

My Tech Stack

No tech stack available

I am available for

Nothing to show


Self Starter

Self Starter

Earned on Jul 16, 2023

Recent Activity

Aug 23

Wrote an article

Jul 16

Wrote an article


  • Community
  • Trending Blogs
  • Hashnode for Teams
  • Hashnode APIs
  • Host a virtual Hackathon
  • Hashnode Neptune


© Hashnode 2023

Privacy PolicyTermsCode of Conduct