MII signal bug in Xilinx FPGA
Nov 27, 2020 · 8 min read · The main goal of this article to give the general information about Ethernet packets and MII concept, and demonstrate a bug that I have recently faced while working on MII signals in Vivado, with the architecture that I build. General information The...
Join discussion
