Metastability & Clock Domains in FPGA

This article provides an overview of "Metastability", "Clock Domains", the hazards associated with them and finally the mitigation techniques. Clock Domain Part of the design that is driven by one or more clocks that are related to each other. For ex...