Under the Hood of PCIe: BARs, Config Spaces, and Switches

Post 1.2 in the Advanced Systems Validation Series) In our previous post, we mapped the 7-step journey of an NVMe command. We established that the Host CPU must physically write to a "Doorbell Registe