@altCourier
altCourier
@altCourier
Joined January 2026
About
Nothing here yet.
Available for
Nothing here yet.
altCourier's blogs
Recently published
In Silicon: Common Warnings in Verilog (1)
Feb 3 · 4 min read · In C, when the compiler warns you about an unused variable or an implicit conversion, you can shrug it off and the program runs fine. The warning might point to sloppy code, but the CPU does not care. It executes what you wrote. Verilog is different....
Join discussion
In Silicon: Number Systems and How Verilog Writes Them
Feb 3 · 4 min read · When you ask a person who is not particularly interested in mathematics what other number systems exist, probably they won’t expect there to be any. Human Way: Decimal As humans, we start off by counting with our fingers that is from 1 to 10 given a ...
Join discussion
In Silicon: Exceptional Points in Verilog (1)
Feb 1 · 5 min read · The first thing to realize when moving from C to Verilog is that you are no longer writing a script but instead describing a physical hardware. The action of code evolves from being a recipe into being a blueprint. And this evolution happens with lea...
Join discussion