In Silicon: Common Warnings in Verilog (1)

In C, when the compiler warns you about an unused variable or an implicit conversion, you can shrug it off and the program runs fine. The warning might point to sloppy code, but the CPU does not care. It executes what you wrote. Verilog is different....