How to optimize FPGA HLS design?
Here’s a compact, battle-tested playbook for optimizing FPGA HLS (Xilinx Vitis HLS / Intel HLS). The themes are: feed the pipeline, remove memory bottlenecks, and right-size arithmetic.
1) Start from a clean, “hardware-friendly” C/C++
No recursion ...
